

16-Programmable Logic Devices

Text: Unit 9

ECEGR/ISSC 201
Digital Operations and Computations
Winter 2011



Overview

- Introduction
- Programmable Logic Device
- Programmable Logic Arrays
- Complex Programmable Logic Devices
- Field Programmable Gate Arrays

Dr. Louie

2



Programmable Logic Devices

- Programmable Logic Device (PLD): generic name for a digital IC that can be programmed to provide a variety of different logical functions
- Simple PLDs:
 - 2-10 functions
 - 4-16 variables
- Complex PLDs:
 - Thousands of gates and flip-flops

Dr. Louie

3



Programmable Logic Devices

- Benefits of PLDs
 - Versatile
 - Single chip, which makes it inexpensive
 - Conducive to iterative design

Dr. Louie

4



Programmable Logic Array

- Programmable Logic Array (PLA)
- Same basic function as ROM
 - n inputs
 - m outputs
 - m functions of n variables
- Mask-programmable PLAs and Field-programmable PLAs are available
- For small numbers of variables, PROM may be more economical than PLA


Dr. Louie

5



Programmable Logic Array

- Recall that any function can be realized using AND and OR gates
- PLAs use SoP expressions



Dr. Louie

6

Programmable Logic Array

- Consider a PLA with
 - 3 inputs
 - 4 outputs
 - 5 unique product terms
- $F_0 = A'B' + AC'$
- $F_1 = AC' + B$
- $F_2 = A'B' + BC'$
- $F_3 = B + AC$

Dr. Louie 7

Programmable Logic Array

- We want to build this using AND gates fed into OR gates

Dr. Louie 8

Programmable Logic Array

Dr. Louie 9

Programmable Logic Array

- PLA Table for
 - $F_0 = A'B' + AC'$
 - $F_1 = AC' + B$
 - $F_2 = A'B' + BC'$
 - $F_3 = B + AC$

Product Term	Inputs A B C	Outputs $F_0 F_1 F_2 F_3$
A'B'	0 0 -	1 0 1 0
AC'	1 - 0	1 1 0 0
B	- 1 -	0 1 0 1
BC'	- 1 0	0 0 1 0
AC	1 - 1	0 0 0 1

Dr. Louie 10

Programmable Logic Array

- Design a PLA for
 - $F_0 = A'BD + ABD + AB'C' + B'C$
 - $F_1 = C + A'BD$
 - $F_2 = BC + AB'C' + ABD$
- Start by completing the PLA table

Product Term	Inputs A B C D	Outputs $F_0 F_1 F_2$

Dr. Louie 11

Programmable Logic Array

- $F_0 = A'BD + ABD + AB'C' + B'C$
- $F_1 = C + A'BD$
- $F_2 = BC + AB'C' + ABD$

Product Term	Inputs A B C D	Outputs $F_0 F_1 F_2$
A'BD	0 1 - 1	1 1 0
ABD	1 1 - 1	1 0 1
AB'C'	1 0 0 -	1 0 1
B'C	- 0 1 -	1 0 0
C	- - 1 -	0 1 0
BC	- 1 1 -	0 0 1

Dr. Louie 12

Programmable Logic Array


- Next, draw the PLA
 - How many inputs?
 - How many outputs?
 - How many word lines?

Dr. Louie 13

Programmable Logic Array

- Next, draw the PLA
 - How many inputs? 4
 - How many outputs? 3
 - How many word lines? 6

Dr. Louie 14



Programmable Array Logic

- Programmable Array Logic (PAL)
 - Special case of PLA
 - AND is programmable
 - OR is fixed
- Less expensive than PLA
- Easier to program
- Less flexibility

Dr. Louie 16

Programmable Array Logic

- Basic PAL configuration is the same as a PLA
- The number of AND gates fed to each OR gate is fixed
- AND terms are not shared by OR gates

Dr. Louie 17

Programmable Array Logic

- Each PAL input must drive many AND gates
- Buffers must be used
- An unprogrammed segment

Notation:

Dr. Louie 18

Programmable Array Logic

- An unprogrammed PAL segment:

Dr. Louie 19

Programmable Array Logic

- To realize: $I_1 I_2' + I_1' I_2$

Dr. Louie 20

Complex Programmable Logic Devices

- Complex Programmable Logic Devices (CPLDs)
 - Multiple PLAs or PALs on the same chip
 - May contain storage (flip-flops)

Dr. Louie 21

Complex Programmable Logic Devices

- Consider the Xilinx XCR3064XL CPLD

Dr. Louie 22

Complex Programmable Logic Devices

- 4 function blocks: each a programmable AND-OR array as in an PLA

Dr. Louie 23

Complex Programmable Logic Devices

- Each has 16 associated macrocells (MC)
 - Route signals from I/O or to the Interconnect Array (IA)

Dr. Louie 24

Complex Programmable Logic Devices

- IA: select signals from the MCs or the I/O blocks and connects them back to the function blocks
 - Output from one function block may be input to another

Dr. Louie 25

Complex Programmable Logic Devices

- MC internal

Dr. Louie 26

Field Programmable Gate Arrays

- Field Programmable Gate Arrays (FPGAs)
- FPGA: IC that contains an array of identical logic cells whose interconnections are programmable
- Programmed using a Hardware Description Language (HDL)
- Logic cells: also called configurable logic block (CLB)

Dr. Louie 27

Field Programmable Gate Arrays

Dr. Louie 28

Field Programmable Gate Arrays

- Simplified version of a CLB

Dr. Louie 29

Field Programmable Gate Arrays

Dr. Louie 30

Field Programmable Gate Arrays

- Programmable MUX: inputs are programmed when the FPGA is configured
- For example:
 - X could come from F function generator
 - Y could come from the H MUX

Dr. Louie 31

Field Programmable Gate Arrays

- Simplified version of a CLB

Dr. Louie 32

Field Programmable Gate Arrays

- Function generators: realized as a Look Up Table (LUT)
- 4 input LUT is essentially a reprogrammable ROM with 16 1-bit words
 - Stores the truth table of the function being generated

Dr. Louie 33

Field Programmable Gate Arrays

- Implementation of a 4-input look-up table
 - $F = A + B + C + D$

A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
				⋮
				⋮
1	1	1	1	1

Dr. Louie 34

Field Programmable Gate Arrays

- Implementation in a 2-input look-up table
 - $F = AB'$

Dr. Louie 35

Field Programmable Gate Arrays

- Implementation in a 2-input look-up table
 - $F = A + B'$

Dr. Louie 36

Field Programmable Gate Arrays

- To implement an expression of more than four variables using a four input LUT, the expression must be decomposed
- Shannon's expansion theorem
 - $F(A, B, C, D) = A'F(0, B, C, D) + AF(1, B, C, D)$
 - $F_0 = A'F(0, B, C, D)$
 - $F_1 = AF(1, B, C, D)$
 - $F = A'F_0 + AF_1$

Field Programmable Gate Arrays

- Example:
 - $F(A, B, C, D) = C'D' + A'B'C + BCD + AC'$
 - $F = A'(C'D' + 1B'C + BCD + 0C') + A(C'D' + 0B'C + BCD + 1C')$
 - $F = A'(C'D' + B'C + BCD) + A(C'D' + BCD + C')$
 - $F = A'(C'D' + B'C + BCD) + A(BD + C')$
 - $F_0 = C'D' + B'C + BCD$
 - $F_1 = BD + C'$

Field Programmable Gate Arrays

- Using a K-map

	A = 0		A = 1	
CD	00	01	11	10
00	1	1	1	1
01	0	0	1	1
11	1	1	1	0
10	1	0	0	0
	F ₀		F ₁	

Field Programmable Gate Arrays

- Implementation of a 5-variable function using 4 input function generators

Field Programmable Gate Arrays

- What about functions of more than 5 variables?
- Simply apply Shannon's expansion again

$$G(A,B,C,D,E,F) = A'G(0,B,C,D,E,F) + AG(1,B,C,D,E,F) = A'G_0 + AG_1$$

$$G_0 = B'(0,0,C,D,E,F) + B(0,1,C,D,E,F) = B'G_{00} + BG_{01}$$

$$G_1 = B'(1,0,C,D,E,F) + B(1,1,C,D,E,F) = B'G_{10} + BG_{11}$$

Field Programmable Gate Arrays

implementation of a 6-variable function using 4 input function generators



Field Programmable Gate Arrays

- In general any n variable function (where $n > 4$) can be realized using 2^{n-4} function generators and one 2^{n-4} to-1 MUX