

15-Analysis of Clocked Sequential Circuits

Text: Unit 13

ECEGR/ISSC 201
Digital Operations and Computations
Winter 2011



Overview

- Parity Checker
- Analysis by Signal Tracing
- State Tables and Graphs

Dr. Louie

2



Sequential Circuits

- Last lecture we discussed sequential counters
 - Sequence only dependent on previous state
- Next, we discuss sequential circuits with additional inputs
- We start with an example known as a parity checker

Dr. Louie

3



Sequential Parity Checker

- Error detection is important in data storage and transmittal
- Typically, an additional bit is appended to the data to assist in error detection
 - Called a "parity bit"

Dr. Louie

4



Sequential Parity Checker

- Example for an 8-bit word
 - Use 7 bits for data
 - One bit for parity checking
- Examples

```

7 data bits
┌──────────┴───┐
0000000|1
0000001|0
0110110|1
0111000|0
          ↑
        Parity bit

```

Dr. Louie

5



Sequential Parity Checker

- Value of parity bit is based on the number of 1s in the data
 - Odd parity: the number of 1s in the data bits is an odd number
 - Even parity: the number of 1s in the data bits is an even number

Dr. Louie

6

Sequential Parity Checker

- The state of the parity bit (1 or 0) depends on our convention
- Consistency is important

7 data bits

```
00000001
00000010
01101101
01110000
```

↑
Parity bit

7 data bits

```
00000000
00000011
01101100
01110001
```

↑
Parity bit

Dr. Louie 7

Sequential Parity Checker

- If any bit changes then the parity bit does not match the data and an error can be detected
- Using odd parity: 00000001
 - Error if: 00100001
- For odd parity: the parity bit can be thought of as adding either a 1 or 0 to make the sum always odd
- If the sum of the bits in the word are even, an error has occurred

Dr. Louie 8

Sequential Parity Checker

- Consider serial data X input into the parity checker
- Z = 1 if an error has occurred
- Let the checker use EVEN parity
 - Z = 1 if the total number of 1s received in an 8 bit word (7 data bits, 1 parity bit) is odd
 - Z = 0 if the total number of 1s received is even

```

graph LR
    X --> PC[Parity Checker]
    clock --> PC
    PC --> Z
    
```

Dr. Louie 9

Sequential Parity Checker

- Let 7-bit words be used
- Consider: 1 0 0 1 1 0 1
- What should the parity bit be? Remember we are using even parity
 - 1 + 0 + 0 + 1 + 1 + 0 + 1 = 4
 - 4 is even, so the 8th bit is a 0

Dr. Louie 10

Sequential Parity Checker

- The serial input X is then: 1 0 0 1 1 0 1 0
- Do not confuse the output of Z with the parity bit
 - In the above case, the parity bit should be 0 and the output Z is 0 if no error occurs
 - If X: 1 0 0 1 1 0 0 1 (the parity bit is the final 1); the output of Z would still be 0 if no error occurs

Dr. Louie 11

Sequential Parity Checker

- Z may change state after each bit is received
- Z is checked after the 8th bit (parity bit) is received

Dr. Louie 12

Sequential Parity Checker

- Falling edge
- X serial input: 1 0 0 1 1 0 1 0

Dr. Louie 13

Sequential Parity Checker

- State graph
 - $S_0: Z = 0$
 - $S_1: Z = 1$

Dr. Louie 14

Sequential Parity Checker

- Next-state table
- Two states, so only 1 flip-flop is needed

Next State			
Present State	X = 0	X = 1	Present Output
S_0	S_0	S_1	0
S_1	S_1	S_0	1

Dr. Louie 15

Sequential Parity Checker

- Complete the table for a T flip-flop

Next State				
Present State	X = 0	X = 1	Present Output	
S_0	S_0	S_1	0	
S_1	S_1	S_0	1	

Q	Q ⁺		T		Z
	X = 0	X = 1	X = 0	X = 1	
0	0	1			0
1	1	0			1

Dr. Louie 16

Sequential Parity Checker

- Complete the table for a T flip-flop
 - $T = X$

Next State			
Present State	X = 0	X = 1	Present Output
S_0	S_0	S_1	0
S_1	S_1	S_0	1

Q	Q ⁺		T		Z
	X = 0	X = 1	X = 0	X = 1	
0	0	1	0	1	0
1	1	0	0	1	1

Dr. Louie 17

Sequential Parity Checker

- Resulting circuit

Dr. Louie 18

Analysis by Signal Tracing

- Basic procedure
 1. Assume initial state of all flip-flops (usually 0, unless otherwise noted)
 2. For the initial input data sequence, determine the circuit outputs and flip-flop inputs
 3. Determine the set of new flip-flop states after the next active clock edge
 4. Determine the new outputs
 5. Repeat 2-5 until the entire input sequence has been examined

Dr. Louie 19

Analysis by Signal Tracing

- Assumptions
 - Flip-flops change state shortly after the active edge of the clock
 - Inputs to flip-flops have been stable for a sufficient time before and after the active edge
 - Set-up and hold times are satisfied

Dr. Louie 20

Analysis by Signal Tracing

- Types of sequential circuits
 - Moore machine: output(s) is a function of the states only
 - Mealy machine: output(s) is a function of the states and an input

Dr. Louie 21

Analysis by Signal Tracing

- Is this a Moore or Mealy machine?
 - Note feedback connections are not shown

Dr. Louie 22

Analysis by Signal Tracing

- Is this a Moore or Mealy machine?
 - Moore machine
 - Z is a function only of the present state

Dr. Louie 23

Analysis by Signal Tracing

- Assume the input sequence is X: 0 1 1 0 1
- Initial state is assumed to be A = B = 0
 - $D_A = B' \text{ XOR } X$
 - $D_B = A + X$
 - $Z = B \text{ XOR } A$

Dr. Louie 24

Analysis by Signal Tracing

$D_A = B' \text{ XOR } X$
 $D_B = A + X$
 $Z = B \text{ XOR } A$

Remember, Z does not require a clock signal to change

Dr. Louie 25

Analysis by Signal Tracing

- Check the sequence
 - $X = 0\ 1\ 1\ 0\ 1$
 - $A = 0$ ← $D_A = 1 \text{ XOR } 0 = 1$
 - $B = 0$ ← $D_B = 0 + 0 = 0$
 - $Z = 0$ ← $Z = 0 \text{ XOR } 1 = 1$

Using the previous values for A, B, X

Using the above values for A, B

$D_A = B' \text{ XOR } X$
 $D_B = A + X$
 $Z = B \text{ XOR } A$

Dr. Louie 26

Analysis by Signal Tracing

- Summary
 - $X = 0\ 1\ 1\ 0\ 1$
 - $A = 0\ 1\ 0\ 1\ 0\ 1$
 - $B = 0\ 0\ 1\ 1\ 1\ 1$
 - $Z = 0\ 1\ 1\ 0\ 1\ 0$

First 0 is the initial state, so ignore it

$D_A = B' \text{ XOR } X$
 $D_B = A + X$
 $Z = B \text{ XOR } A$

Dr. Louie 27

Analysis by Signal Tracing

- Is this a Moore or Mealy machine?

Dr. Louie 28

Analysis by Signal Tracing

- Is this a Moore or Mealy machine?
 - Mealy (Z has X fed into it)

Dr. Louie 29

Analysis by Signal Tracing

- $Z = XB' + XA + X'A'B$
- $J_A = XB$
- $K_A = X$
- $J_B = X$
- $K_B = XA$

Dr. Louie 30

Analysis by Signal Tracing

- Output can change in response to the input as the input changes, not only after the edge of a clock

Dr. Louie 31

Analysis by Signal Tracing

- $X = 1\ 0\ 1\ 0\ 1$

Dr. Louie 32

Analysis by Signal Tracing

- Need to track the active edge and any change in X

Dr. Louie 33

Analysis by Signal Tracing

- $X = 1\ 0\ 1\ 0\ 1$

$J_A = XB$
 $K_A = X$
 $J_B = X$
 $K_B = XA$
 $Z = XB' + XA + X'A'B$

Dr. Louie 34

Analysis by Signal Tracing

- $X = 1\ 0\ 1\ 0\ 1$

$Z = XB' + XA + X'A'B$
 $J_A = XB$
 $K_A = X$
 $J_B = X$
 $K_B = XA$

Dr. Louie 35

Analysis by Signal Tracing

- False outputs are possible for Mealy machines
 - Output temporarily changes prior to the active edge as a result of a change in input (X)
- Glitch: 0 to 1 prior to active edge
- Spike: 1 to 0 prior to active edge
- Solution: read the output just prior to the active edge

Dr. Louie 36

Analysis by Signal Tracing

- Summary
 - $X = 1\ 0\ 1\ 0\ 1$
 - $A = 0\ 0\ 0\ 1\ 1\ 0$
 - $B = 0\ 1\ 1\ 1\ 1\ 0$
 - $Z = 1\ 1\ 0\ 0\ 1$

Dr. Louie 37

State Tables and Graphs

- Determine the flip-flop input equations and the output equations from the circuit
- Derive the next-state equation for each flip-flop
- Plot the next-state k-map
- Combine the maps to form the state table

Dr. Louie 38

State Tables and Graphs

- Next state equations
 - D flip-flop
 - $Q^+ = D$
 - D-CE flip-flop
 - $Q^+ = D(CE) + Q(CE)'$
 - T flip-flop
 - $Q^+ = T \oplus Q$
 - S-R flip-flop
 - $Q^+ = S + R'Q$
 - J-K flip-flop
 - $Q^+ = JQ' + K'Q$

Dr. Louie 39

State Tables and Graphs

- Example circuit
- Step 1: Determine the flip-flop input equations and the output equations from the circuit

Dr. Louie 40

State Tables and Graphs

- Step 1: Determine the flip-flop input equations and the output equations from the circuit
 - $D_A = B' \text{ XOR } X$
 - $D_B = A + X$
 - $Z = B \text{ XOR } A$

Dr. Louie 41

State Tables and Graphs

- Step 2: Derive the next-state equation for each flip-flop
 - $A^+ = X \text{ XOR } B'$
 - $B^+ = X + A$

Dr. Louie 42

State Tables and Graphs

- Step 3: Create the next-state k-map
 - $A^+ = X \text{ XOR } B'$
 - $B^+ = X + A$

		X	
		0	1
AB	00	1	0
	01	0	1
11	0	1	
10	1	0	

		X	
		0	1
AB	00	0	1
	01	0	1
11	1	1	
10	1	1	

A^+

B^+

Dr. Louie 43

State Tables and Graphs

- Step 4: Combine the maps to form the state table $Z = B \text{ XOR } A$

A	B	X = 0 A+	X = 0 B+	X = 1 A+	X = 1 B+	Z
0	0	1	0	0	1	0
0	1	0	0	1	1	1
1	1	0	1	1	1	0
1	0	1	1	0	1	1

Dr. Louie 44

State Tables and Graphs

- For convenience, assign states (AB)
 - $S_0 = 00$
 - $S_1 = 01$
 - $S_2 = 11$
 - $S_3 = 10$

Dr. Louie 45

State Tables and Graphs

Present State	Next State X = 0	Next State X = 1	Z
S_0	S_3	S_1	0
S_1	S_0	S_2	1
S_2	S_1	S_2	0
S_3	S_2	S_1	1

Dr. Louie 46

State Tables and Graphs

- Construct the state graph
- The numbers beside the path refer to the value of X

Present State	Next State X = 0	Next State X = 1	Z
S_0	S_3	S_1	0
S_1	S_0	S_2	1
S_2	S_1	S_2	0
S_3	S_2	S_1	1

Dr. Louie 47

State Tables and Graphs

- Now consider the Mealy machine

Dr. Louie 48

State Tables and Graphs

- Step 1: Determine the flip-flop input equations and the output equations from the circuit

Dr. Louie 49

State Tables and Graphs

- Step 1: Determine the flip-flop input equations and the output equations from the circuit
 - $Z = XB' + XA + X'A'B$
 - $J_A = XB$
 - $K_A = X$
 - $J_B = X$
 - $K_B = XA$

Dr. Louie 50

State Tables and Graphs

- Step 2: Derive the next-state equation for each flip-flop: $Q^+ = JQ' + K'Q$

Dr. Louie 51

State Tables and Graphs

- Step 2: Derive the next-state equation for each flip-flop
 - $A^+ = J_A A' + K'_A A = XBA' + X'A$
 - $B^+ = J_B B' + K'_B B = XB' + (AX)'B = XB' + X'B + A'B$

Dr. Louie 52

State Tables and Graphs

- Step 3: Complete the next-state k-map

Dr. Louie 53

State Tables and Graphs

- Step 3: Complete the next-state k-map

$A^+ = XBA' + X'A$

X	0	1
AB	0	0
00	0	0
01	0	1
11	1	0
10	1	0

A⁺

$B^+ = XB' + X'B + A'B$

X	0	1
AB	0	1
00	0	1
01	1	1
11	1	0
10	0	1

B⁺

$Z = XB' + XA + X'A'B$

X	0	1
AB	0	1
00	0	1
01	1	0
11	0	1
10	0	1

Z

Dr. Louie 54

State Tables and Graphs

A	B	X = 0 A+	X = 0 B+	X = 1 A+	X = 1 B+	X = 0 Z	X = 1 Z
0	0	0	0	0	1	0	1
0	1	0	1	1	1	1	0
1	1	1	1	0	0	0	1
1	0	1	0	0	1	0	1

Dr. Louie 55

State Tables and Graphs

Present State	Next State X = 0	Next State X = 1	X = 0 Z	X = 1 Z
S ₀	S ₀	S ₁	0	1
S ₁	S ₁	S ₂	1	0
S ₂	S ₂	S ₀	0	1
S ₃	S ₃	S ₁	0	1

Dr. Louie 56

State Tables and Graphs

- F/G
 - F: input value
 - G: output value

Dr. Louie 57

State Tables and Graphs

- Read text page 371 through 377 for details on serial adders and a general model!

Dr. Louie 58