

13-Registers and Counters Part 1

Text: Unit 12


ECEGR/ISSC 201
Digital Operations and Computations
Winter 2011



Overview

- Registers and Transfers
- Shift Registers

Dr. Louie 2



Registers

- Register: group of flip-flops (usually D flip-flops) with a common clock input
- Applications:
 - Storing small amounts of binary data
 - Shifting small amounts of binary data


Dr. Louie 3



Registers


- Data stored in registers can be accessed very fast
- Efficient use of registers can enhance a program's performance
- Most computers have multiple registers
 - Storing addresses
 - Storing output/input of ALU

Dr. Louie 4




Registers

- Example: 4-bit register (falling edge)
 - Clear (Clr) input sets output of each register to 0
 - Usually from the same source, (ClrN)




Dr. Louie 5



Registers

- Example: 4-bit register
 - Input data is loaded when Clock and Load signals are positive (on falling edge)



Dr. Louie 6

Registers

- If $ClrN = 1$ (do not clear) and registers are initially at 0000, then output transfers from 0000 to 1101

output

input

Dr. Louie 7

Registers

- If at any time $Clr = 1$ ($ClrN = 0$), then all outputs go to 0

output

input

Dr. Louie 8

Registers

- Gating the clock signal with another signal can cause timing problems
- Solution: use clock enable (CE) input

Dr. Louie 9

Registers

- Register with Clock Enable
 - Load = 0 clock is disabled, register holds its data
 - Load = 1 clock is enabled, data is transferred to output

Clk

Load

Clr

Dr. Louie 10

Registers







- 4-bit register with clock enable using bus notation

Dr. Louie 11

Registers

- Often we want to transfer data between registers
- Example:
 - We have a 2-bit register (Q) and we want to load 2-bit data from either the 2-bit register A or the 2-bit register B

Dr. Louie 12



Register Transfer

- An 8-bit register with tri-state output

Dr. Louie 19

Register Transfer

- Design a digital system that can transfer an 8-bit number from registers A, B, C or D to register G and/or register H

Dr. Louie 20

Register Transfer

- Output registers: two 8-bit registers (G, H)
- Input registers: four 8-bit registers (A, B, C, D)
- Tri-state bus

Dr. Louie 21

Register Transfer

- Control to Input: select one of four registers to output to the bus
- Control to Output: select which register(s) to load data to

Dr. Louie 22

Register Transfer

- Design a digital system that can transfer an 8-bit number from registers A, B, C or D to register G and/or register H

Dr. Louie 23

Register Transfer

- EnA = 0;
 - Output of register A is loaded onto the bus
- EnB = 0;
 - Output of register B is loaded onto the bus (and so on)

Dr. Louie 24

Register Transfer

- If EF = 00, A is output to the bus
- If EF = 01, B is output to the bus
- If EF = 10, C is output to the bus
- If EF = 11, D is output to the bus

Dr. Louie 25

Register Transfer

- If LoadG = 1, then bus is loaded to G
- If LoadH = 1, then bus is loaded to H
- If LoadG = LoadH = 1, then bus is loaded to G and H

Dr. Louie 26

Shift Registers

- Stores binary data, which can be shifted to the left or right when a shift signal is applied
- New bit is shifted in
- Bits shifted out are lost or could be shifted back in

Dr. Louie 27

Shift Registers

- When Shift = 0, no shifting occurs

Dr. Louie 28

Shift Registers

- When Shift = 1, shifting occurs (on rising edge)
 - Serial input is loaded into D₃
 - Q₃ is loaded into D₂
 - Q₂ is loaded into D₁
 - Q₁ is loaded into D₀
 - D₀ is shifted out (Serial Out)

Dr. Louie 29

Shift Registers

- Assume that initially
 - D₃ = 0
 - D₂ = 1
 - D₁ = 0
 - D₀ = 1
- The serial input sequence is: 1, 1, 0, 1
- What is the serial output sequence (for four clock pulses)?

Dr. Louie 30

Shift Registers

- Registers: 0101
- The serial input sequence is: 1, 1, 0, 1
- What is the serial output sequence (for four clock pulses)?
 - 1 (first pulse)
 - 0
 - 1
 - 0 (fourth pulse)

Dr. Louie 31

Shift Registers

- What is the sequence of registers?
 - The serial input sequence is: 1, 1, 0, 1
 - Initially: 0101
 - First clock pulse:
 - Second clock pulse:
 - Third clock pulse:
 - Fourth clock pulse:

Dr. Louie 32

Shift Registers



- What is the sequence of registers?
 - The serial input sequence is: 1, 1, 0, 1
 - Initially: 0101
 - First clock pulse: 1010
 - Second clock pulse: 1101
 - Third clock pulse: 0110
 - Fourth clock pulse: 1011

Dr. Louie 33

Shift Registers

- Due to propagation delays, the value loaded into each flip-flop is the value before the rising edge

Dr. Louie 34



Shift Registers

- Consider SI = SO
- Write the next four register values if initially the registers read: 0111

Dr. Louie 37

Shift Registers

- Initially: 0111
- First clock pulse: 1011
- Second clock pulse: 1101
- Third clock pulse: 1110
- Fourth clock pulse: 0111

Dr. Louie 38

Shift Registers

- Assume the register reads 000
- Does the sequence repeat?

Dr. Louie 39

Shift Registers

- Initially: 000
- First clock pulse: 100
- Second clock pulse: 110
- Third clock pulse: 111
- Fourth clock pulse: 011
- Fifth clock pulse: 001
- Sixth clock pulse: 000 yes!

Dr. Louie 40

Shift Registers

- The configuration is known as a Johnson Counter
- State graph of Johnson Counter

Dr. Louie 41

Shift Registers

- What if we want to load data in parallel and out in parallel (not in serial)
 - 4-bit
 - Parallel input, parallel output
 - Shift register
- Allows for the conversion of parallel data to serial data

Dr. Louie 42

Shift Registers

- Sh: Shift bits
 - Sh = 1; Clocking causes the bits to shift (SI to Q₃ and so on)
- L: Load input
 - L = 1; Sh = 0; data inputs are loaded in parallel to the flip-flops
 - L = 0; Sh = 0; no change of state

Dr. Louie 43

Shift Registers

- Summary of operation

Sh	L	Q ₃ ⁺	Q ₂ ⁺	Q ₁ ⁺	Q ₀ ⁺	Action
0	0	Q ₃	Q ₂	Q ₁	Q ₀	No change
0	1	D ₃	D ₂	D ₁	D ₀	Load
1	X	SI	Q ₃	Q ₂	Q ₁	Shift

Dr. Louie 44

Shift Registers

- Implementation with MUXs and D flip-flops

Dr. Louie 45

Shift Registers

- Verify no change occurs when Sh = L = 0

Dr. Louie 46

Shift Registers

- Verify no change occurs when Sh = L = 0

Dr. Louie 47

Shift Registers

- Verify load occurs when Sh = 0, L = 1

Dr. Louie 48

Shift Registers

- Verify load occurs when $Sh = 0, L = 1$

Dr. Louie 49

Shift Registers

- Verify shift occurs when $Sh = 1, L = X$

Dr. Louie 50

Shift Registers

- Verify shift occurs when $Sh = 1, L = X$

Dr. Louie 51

Shift Registers

- Characteristic equations
 - $Q_3^+ = Sh'(L')(Q_3) + Sh'(L)(D_3) + Sh(SI)$
 - $Q_2^+ = Sh'(L')(Q_2) + Sh'(L)(D_2) + Sh(Q_3)$
 - $Q_1^+ = Sh'(L')(Q_1) + Sh'(L)(D_1) + Sh(Q_2)$
 - $Q_0^+ = Sh'(L')(Q_0) + Sh'(L)(D_0) + Sh(Q_1)$

Dr. Louie 52

Shift Registers

- Conversion of parallel data to serial data
 - SI = 0 for all pulses
 - Load: first pulse
 - Shift: second through 4 pulses

Dr. Louie 53

Shift Registers

- Let $SI = 0$
- Assume initially $Q_3 = Q_2 = Q_1 = Q_0 = 0$
- Use Q_0 as serial output

Dr. Louie 54

